论文部分内容阅读
Traditional and some recently reported low power,high speed and high resolution approaches for SAR A/D converters are discussed.Based on SMIC 65 nm CMOS technology,two typical low power methods reported in previous works are validated by circuit design and simulation.Design challenges and considerations for high speed SAR A/D converters are presented.Moreover,an R–C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90 nm CMOS process.The DNL and INL are measured to be less than 0.31 LSB and 0.59 LSB respectively.With an input frequency of 420 kHz at 1 MS/s sampling rate, the SFDR and ENOB are measured to be 67.6 dB and 9.46 bits respectively,and the power dissipation is measured to be just 3.17 mW.
Traditional and some recently reported low power, high speed and high resolution approaches for SAR A / D converters are discussed. Based on SMIC 65 nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design Challenges and considerations for high speed SAR A / D converters are presented. Moreover, an R-C combination based method is also addressed and a 10-bit SAR A / D converter with this approach is implemented in SMIC 90 nm CMOS process. DNL and INL are measured to be less than 0.31 LSB and 0.59 LSB respectively. Input frequency of 420 kHz at 1 MS / s sampling rate, the SFDR and ENOB are measured to be 67.6 dB and 9.46 bits respectively, and the power dissipation is measured to be just 3.17 mW.