论文部分内容阅读
文章论述了可视化的硬件描述语言 (Visual HDL)中经常应用的各种状态机算法，分析了这些算法对电路工作性能的影响，使利用状态机设计电路的技巧大大提高。
This paper discusses the various state machine algorithms commonly used in visual hardware description language (Visual HDL), analyzes the influence of these algorithms on the performance of the circuit, and greatly improves the technique of using the state machine to design the circuit.