【摘 要】
:
Heavy ion results of a 65-nm CMOS SET pulse width testchip are given. The influences of device threshold voltage, temperature and well separation on pulse width
【机 构】
:
Beijing University of Aeronautics & Astronautics,Beijing Microelectronics Technology Institute,
【出 处】
:
Journal of Semiconductors