Variation tolerance for high-speed negative capacitance FinFET SRAM bit cell

来源 :半导体学报(英文版) | 被引量 : 0次 | 上传用户:gw678
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
Negative capacitance FinFET (NC-FinFET) has a promising developmental prospect due to its superior performance in SS < 60 mV/dec (subthreshold swing),especially in SRAM.Noise margin is an important metric to evaluate the performance for SRAM,together with static leakage,read speed,etc.In this paper,we study the effects of the variation of ferroelectric material (thickness,polarization),FinFET critical physical parameters (fin number,channel length) and some ambient factors (working temperature,supply voltage) on the performance of NC-FinFET SRAM within the reasonable fluctuation tolerance range.The SRAM bit cell is analyzed with a basic 6T structure.The impact of fin number and channel length for NC-FinFET SRAM is different from that of conventional FinFETs.Additionally,the ferroelectric material and some other factors are assessed in detail.
其他文献
;Oversampling sigma-delta (∑-△) analog-to-digital converters (ADCs) are currently one of the most widely used architectures for high-resolution ADCs.The rapid
罗湘科是一位技术型的版画家,更是一位学者型的版画家.在多年的版画创作中,他不断挑战版画表现范围,拓展版画本体语言,努力地将独幅版画从传统的深谷中引向当代艺术的风口浪
期刊
The defect properties in d-electron containing materials will be strongly influenced by the non-negligible on-site Coulomb interactions.However,this has been om