论文部分内容阅读
With a 45 nm process technique, the shrinking silicon feature size brings in a high-k/metal gate which significantly exacerbates the positive bias temperature instability(PBTI) and time-dependent dielectric breakdown(TDDB) effects of a NMOS transistor. Ho