Repeater optimization is the key for SOC(System on Chip) interconnect delay design.This paper proposes a novel optimal model for minimizing power and area overhead of repeaters while meeting the target performance of on-chip interconnect lines.It also presents Lagrangian function to find the number of repeaters and their sizes required for minimizing area and power overhead with target delay constraint.Based on the 65 nanometre CMOS technology,the computed results of the intermediate and global lines show that the proposed model can significantly reduce area and power of interconnected lines,and the better performance will be achieved with the longer line.The results compared with the reference paper demonstrate the validity of this model.It can be integrated into repeater design methodology and CAD(computer aided design) tool for interconnect planning in nanometre SOC. Repeater optimization is the key for SOC (System on Chip) interconnect delay design. This paper proposes a novel optimal model for minimizing power and area overhead of repeaters while meeting the target performance of on-chip interconnect lines. Also also presents Lagrangian function to find the number of repeaters and their sizes required for minimizing area and power overhead with target delay constraint.Based on the 65 nanometre CMOS technology, the computed results of the intermediate and global lines show that the proposed model can significantly reduce the area and power of interconnected lines , and the better performance will be achieved with the longer line. The results compared with the reference paper demonstrate the validity of this model. It can be integrated into repeater design methodology and CAD (computer aided design) tool for interconnect planning in nanometre SOC.