论文部分内容阅读
提出了一种覆盖S/U双波段的小数分频锁相环型频率合成器。该频率合成器采用一种新型多模分频器,与传统的小数分频频率合成器相比具有稳定速度快、工作频率高和频率分辨率高的优点。该锁相环采用了带有开关电容阵列(SCA)的LC-VCO实现了宽频范围,使用3阶MASHΔ-Σ调制技术进行噪声整形,降低了带内噪声。设计基于TSMC 0.25μm 2.5 V 1P5M CMOS工艺实现。测试结果表明,频率合成器频率范围达到2.450~3.250 GHz;波段内偏离中心频率10 kHz处的相位噪声低于-92.5 dBc/Hz,1 MHz处的相位噪声达到-120 dBc/Hz;最小频率分辨率为13 Hz;在2.5 V工作电压下,功耗为36 mW。
A F / F PLL frequency synthesizer covering S / U dual band is proposed. The frequency synthesizer uses a new type of multi-mode frequency divider, compared with the traditional fractional-frequency synthesizer has the advantages of fast speed, high operating frequency and high frequency resolution. This phase-locked loop uses a LC-VCO with a switched capacitor array (SCA) to achieve a wide frequency range and noise shaping using 3-order MASHΔ-Σ modulation to reduce in-band noise. The design is based on the TSMC 0.25μm 2.5 V 1P5M CMOS process. The test results show that the frequency synthesizer achieves the frequency range of 2.450 ~ 3.250 GHz. The phase noise at the 10 kHz band offset from the center frequency is lower than -92.5 dBc / Hz and the phase noise at -1 MHz reaches -120 dBc / Hz. The minimum frequency resolution The rate is 13 Hz; the power consumption is 36 mW at a 2.5 V operating voltage.