In most embedded microprocessor based System on chips(So Cs), cache has become a ma jor source of power consumption due to its increasing size and high access rate. Power optimization of cache based on Compare-based adaptive clock gating(CACG) is proposed to reduce the power waste due to cache idle. By detecting the cache’s working state, the CACG can automatically turn off its clock when it is in idle state, saving a large percentage of dynamic power. Measurements of a real So C chip fabricated under TSMC 65 nm CMOS process show that an average of 30.3% power reduction is gained in Dhrystone test benchmark at a cost of negligible area overhead and no virtually performance loss. In most embedded microprocessor based System on chips (So Cs), cache has become a major source of power consumption due to its increasing size and high access rate. Power optimization of cache based on Compare-based adaptive clock gating (CACG) is proposed To reduce the power waste due to cache idle. By detecting the cache’s working state, the CACG can turn off its clock when it is idle state, saving a large percentage of dynamic power. Measurements of a real SoC chip fabricated under TSMC 65 nm CMOS process show that an average of 30.3% power reduction is gained in Dhrystone test benchmark at a cost of negligible area overhead and no virtually performance loss.