论文部分内容阅读
超高速ADC通常采用LVDS电平传输数据,高采样率使输出数据速率很高,达到百兆至吉赫兹量级,如何正确接收高速LVDS数据成为一个难点。本文以ADS42LB69芯片的数据接收为例,从信号传输和数据解码两方面,详述了实现LVDS数据接收应该注意的问题及具体实现方法,并进行实验测试,验证了方法的正确性。
Very high speed ADC usually adopts LVDS level to transmit the data, the high sampling rate causes the output data rate to be high, reaches the magnitude of one hundred megabytes to the Ji Heze, how to receive the high speed LVDS data correctly becomes a difficult point. In this paper, the data reception of ADS42LB69 chip is taken as an example. From the aspects of signal transmission and data decoding, the problems that should be paid attention to in realizing LVDS data reception and the specific implementation methods are described in detail, and the experimental tests are carried out to verify the correctness of the method.